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Abstract
Many algorithms designed for shared-memory distributed systems assume the single-writer
multi-reader (SWMR) setting where each process is provided with a unique register that can
only be written by the process and read by all. In a system where computation is performed by
a bounded number n of processes coming from a large (possibly unbounded) set of potential
participants, the assumption of an SWMR memory is no longer reasonable. If only a bounded
number of multi-writer multi-reader (MWMR) registers are provided, we cannot rely on an a
priori assignment of processes to registers. In this setting, implementing an SWMR memory,
or equivalently, ensuring stable writes (i.e., every written value persists in the memory), is
desirable.
In this paper, we propose an SWMR implementation that adapts the number of MWMR
registers used to the desired progress condition. For any given k from 1 to n, we present an
algorithm that uses n + k − 1 registers to implement a k-lock-free SWMR memory. In the
special case of 2-lock-freedom, we also give a matching lower bound of n+ 1 registers, which
supports our conjecture that the algorithm is space-optimal. Our lower bound holds for the
strictly weaker progress condition of 2-obstruction-freedom, which suggests that the space
complexity for k-obstruction-free and k-lock-free SWMR implementations might coincide.
1 Introduction
We consider a distributed computing model in which at most n participating processes commu-
nicate via reading and writing to a shared memory. The participating processes come from a
possibly unbounded set of potential participants: each process has a unique identifier (IP address,
RFID, MAC address, etc.) which we, without loss of generality, assume to be an integer value.
Given that processes do not have an a priori knowledge of the participating set, it is natural to
assume that they can only compare their identifiers to establish their relative order, otherwise they
essentially run the same algorithm [14]. This model is therefore called comparison-based [2]. In the
comparison-based model with bounded shared memory, we cannot assume that the processes are
provided with a prior assignment of processes to distinct registers. The only suitable assumption,
as is the case for anonymous systems [16], is that processes have access to multi-writer multi-reader
registers (MWMR).
In this paper, we study the space complexity of comparison-based implementations of an ab-
stract single-writer multi-reader (SWMR) memory. The abstract SWMR memory allows each
∗This work has been supported by the Franco-German DFG-ANR Project DISCMAT (14-CE35-0010-02) devoted
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participating process to write to a private abstract memory location and to read from the abstract
memory locations of participating processes. The SWMR abstraction can be further used to build
higher-level abstractions, such as renaming [2] and atomic snapshot [1].
To implement an SWMR memory, we need to ensure that every write performed by a partic-
ipating process on its abstract SWMR register is persistent : every future abstract read must see
the written value, as long as it has not been replace by a more recent persistent write. To achieve
persistence in a MWMR system, the emulated abstract write may have to update multiple base
MWMR registers in order to ensure that its value is not overwritten by other processes. A natural
question arises: How many base MWMR registers do we need?
In this paper, we show that the answer depends on the desired progress condition. It is
immediate that n registers are required for a lock-free implementation, i.e., we want to ensure that
at least one correct process makes progress. Indeed, any algorithm using n − 1 or less registers
can be brought into the situation where every base register is covered, i.e., a process is about to
execute a write operation on it [4]. If we let the remaining process pi complete a new abstract
write operation, the other n− 1 processes may destroy the written value by making a block write
on the covered registers (each covering process performs its pending write operation). Thus, the
value written by pi is “lost”: no future read would find it. It has been recently shown that n base
registers are not only necessary, but also sufficient for a lock-free implementation [8].
A wait-free SWMR memory implementation that guarantees progress to every correct process
can be achieved with 2n−1 registers [8]. The two extremes, lock-freedom and wait-freedom, suggest
an intriguing question: is there a dependency between the amount of progress the implementation
provides and its space complexity: if processes are guaranteed more progress, do they need more
base registers?
Contributions. In this paper, we give an evidence of such a dependency. Using novel
covering-based arguments, we show that any 2-obstruction-free algorithm requires n + 1 base
MWMR registers. Recall that k-obstruction-freedom requires that every correct process makes
progress under the condition that at most k processes are correct [15]. The stronger property of
k-lock-freedom [5] additionally guarantees that if more than k processes are correct, then at least
k out of them make progress.
We also provide, for any k = 1, . . . , n, a k-lock-free SWMR memory implementation that uses
only n+ k − 1 base registers. Our lower bound and the algorithm suggest the following:
Conjecture 1. It is impossible to implement a k-obstruction-free SWMR memory in the n-process
comparison-based model using n+ k − 2 MWMR registers.
An interesting implication of our results is that 2-lock-free and 2-obstruction-free SWMR im-
plementations have the same optimal space complexity. Given that n-obstruction-freedom and
n-lock-freedom coincide with wait-freedom, we expect that, for all k = 1, . . . , n, k-obstruction-free
and k-lock-free (and all progress conditions in between [5]) require the same number n+ k − 1 of
base MWMR registers. Curiously, our results highlight a contrast between complexity and com-
putability, as we know that certain problems, e.g., consensus, can be solved in an obstruction-free
way, but not in a lock-free way [11].
Related work. Jayanti, Tan and Toueg [12] gave linear lower bounds on the space complexity
of implementing a large class of perturbable objects (such as CAS and counters). For atomic-
snapshot algorithms, Fatourou, Ellen and Ruppert [10] showed that there is a tradeoff between
the time and space complexities, both in the anonymous and the non-anonymous cases. Zhu [17]
showed that n− 1 MWMR registers are required for obstruction-free consensus.
Delporte et al. [9] studied the space complexity of anonymous k-set agreement using MWMR
registers, and showed a dependency between space complexity and progress conditions. In partic-
ular, they provide a lower bound of n−k+m MWMR registers to solve anonymous repeated k-set
agreement in the m-obstruction-free way, for k < m. Delporte et al. [7] showed that obstruction-
free k-set agreement can be solved in the n-process comparison-based model using 2(n − k) + 1
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registers. This upper bound was later improved to n − k + m for the progress condition of m-
obstruction-freedom (m ≤ k) by Bouzid, Raynal and Sutra [3]. In particular, their algorithm uses
less than n registers when m < k.
To our knowledge, the only lower bound on the space-complexity of implementing an SWMR
memory has been given by Delporte et al. [8] who showed that lock-free comparison-based imple-
mentations require n registers.
Delporte et al. [8] proposed two SWMR memory implementations: a lock-free one, using n
registers, and a wait-free one, using 2n−1 registers. These algorithms are used in [6] to implement
a uniform SWMR memory, i.e., assuming no prior knowledge on the number of participating
processes. Assuming that p processes participate, the algorithms use 3p+ 1 and 4p registers for,
respectively, lock-freedom and wait-freedom.
Roadmap. The paper is organized as follows. Section 2 defines the system model and states
the problem. Section 3 presents a k-lock-free SWMR memory implementation. Section 4 shows
that a 2-obstruction-free SWMR memory implementation requires n + 1 MWMR registers and
hence that our algorithm is optimal for k = 2. Section 5 concludes the paper with implications
and open questions.
2 Model
We consider the asynchronous shared-memory model, in which a bounded number n > 1 of asyn-
chronous crash-prone processes communicate by applying read and write operations to a bounded
number m of base atomic multi-writer multi-reader atomic registers. An atomic register i can be
accessed with two memory operations: write(i, v) that replaces the content of the register with
value v, and read(i) that returns its content. The processes are provided with unique identifiers
from an unbounded name space. Without loss of generality, we assume that the name space is the
set of positive integers.
2.1 States, configurations and executions
An algorithm assigned to each process is a (possibly non-deterministic) automaton that accepts
high-level operation requests as an application input. In each state, the process is poised to
perform a step, i.e., a read or write operations on base registers. Once the step is performed, the
process changes its state according to the result the step operation, possibly non-deterministically
and possibly to a step corresponding to another high-level operation.
A configuration, or system state, consists of the state of all processes and the content of all
MWMR registers. In the initial configurations, all processes are in their initial states, and all
registers carry initial values.
We say that a step e by a process p is applicable to a configuration C, if e is the pending step
of p in C, and we denote Ce the configuration reached from C after p performed e. A sequence
of steps e1, e2, . . . is applicable to C, if e1 is applicable to C, e2 is applicable to Ce1, etc. A
(possibly infinite) sequence of steps applicable to a configuration C is called an execution from C.
A configuration C is said to be reachable from a configuration C′, and denoted C ∈ Reach(C′),
if there exists a finite execution α applicable to C′, such that C = C′α. If omitted, the starting
configuration is the initial configuration, and is denoted as C ∈ Reach.
Processes that take at least one step of the algorithm are called participating. A process is
called correct in a given (infinite) execution if it takes infinitely many steps in that execution. Let
Correct(α) denote the set of correct processes in the execution α.
2.2 Comparison-based algorithms
We assume that the processes are allowed to use their identifiers only to compare them with the
identifiers of other processes: the outputs of the algorithm only depend on the inputs, the relative
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order of the identifiers of the participating processes, and the schedule of their steps. Formally,
we say that an algorithm is comparison-based, if, for each possible execution α, by replacing the
identifiers of participating processes with new ones preserving their relative order, we obtain a valid
execution of the algorithm. Notice that the assumption does not preclude using the identifiers in
communication primitives, it only ensures that decisions taken in the algorithm’s run are taken
only based on the identifiers relative order.
In this model, m MWMR registers can be used to implement a wait-free m-component multi-
writer atomic-snapshot memory [1]. The memory exports operations Update(i, v) (updating posi-
tion i of the memory with value v) and Snapshot() (atomically returning the contents of the mem-
ory). In the comparison-based atomic-snapshot implementation, easily derived from the original
one [1], Update(i, v) writes only once, to register i, and Snapshot() is read-only. For convenience,
in our upper-bound algorithm we are going to use atomic snapshots instead of read-write registers.
2.3 SWMR memory
A single-writer multi-reader (SWMR) memory exports two operations: Write() that takes a value
as a parameter and Collect() that returns a multi-set of values. It is guaranteed that, in every exe-
cution, there exists a reading map π that associates each complete Collect operation C, returning
a multi-set V = {v1, . . . , vs}, with a set of sWrite operations {w1, . . . , ws} performed, respectively,
by distinct processes p1, . . . , ps such that:
• The set {p1, . . . , ps} contains all processes that completed at least one write operation before
the invocation of C;
• For each i = 1, . . . , s, wi is either the last write operation of process pi preceding the
invocation of C or a write operation of pi concurrent with C.
Note that our definition does not guarantee atomicity of SWMR operations. Moreover, we
do not require that processes are allocated with a unique MWMR register that can be used as a
single writer register. Instead, we simply require that processes are able to simulate the use of
single writer registers through implementing the SWMR memory.
Intuitively, a collect operation can be seen as a sequence of reads on regular registers [13], each
associated with a distinct participating process. Such a collect object can be easily transformed
into a single-writer atomic snapshot abstraction [1].
2.4 Progress conditions
In this paper we focus on two families of progress conditions, both generalizing the wait-free
progress condition, namely k-lock-freedom and k-obstruction-freedom.
An execution α satisfies the property of k-lock-freedom [5] (for k ∈ {1, . . . , n}) if at least
min(k,Correct(α)) correct processes make progress in it, i.e., complete infinitely many high-
level operations (in our case, Writes and Collects). The special case of n-lock-freedom is called
wait-freedom . The property of k-obstruction-freedom [11, 15] requires that every correct process
makes progress, under the condition that there are at most k correct processes. (If more than k
processes are correct, no progress is guaranteed.)
In particular, k-lock-freedom is a stronger requirement than k-obstruction-freedom (strictly
stronger for 1 ≤ k < n). Indeed, both require that every correct process makes progress when
there are at most k correct processes, but k-lock-freedom additionally requires that some progress
is made even if there are more than k correct processes.
3 Upper bound: k-lock-free SWMR memory with n+k-1
registers
Consider a full-information algorithm in which every process alternates atomic snapshots and up-
dates, where each update performed by a process incorporates the result of its preceding snapshot.
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Every value written to a register will persist (i.e., will be present in the result of every subsequent
snapshot), unless there is another process poised to write to that register. The pigeonhole principle
implies that k processes can cover at most k distinct registers at the same time. Thus, if, at a
given point of a run, a value is present in n registers, then the value will persist. This observation
implies a simple n-register lock-free SWMR implementation in which a high-level Write operation
alternates snapshots and updates of all registers, one by one in the round-robin fashion, until the
written high-level value is present in all n registers. A high-level Collect operation can simply
return the set of the most recent values (defined using monotonically growing sequence numbers)
returned by a snapshot operation.
The wait-free SWMR memory implementation in [8] using 2n−1 registers follows the n-register
lock-free algorithm but, roughly, for each participating process, replaces register n with register
n− 1+ pos, where pos is the rank of the process among the currently observed participants. This
way, there is a time after which every participating process has a dedicated register to write, and
each value it writes will persist. In particular, every value it writes will be seen by all processes
and will eventually be propagated to the n− 1 first registers.
To implement a k-lock-free SWMR memory using n+k−1 registers, a process should determine,
in a dynamic fashion, to which out of the last k−1 registers to write. In our algorithm, by default,
a Write operation only uses the first n registers, but if a process observes that its value is absent
from some registers in the snapshot (some of its previous writes have been overwritten by other
processes), it uses extra registers to propagate its value. The number of these extra registers
depends on how many other processes have been observed making progress.
Algorithm 1: k-lock-free SWMR implementation using n+ k − 1 MWMR registers.
1 View : list of triples of type (ValueType , IdType,N), initially set to ∅;
2 opCounter ∈ N, initially set to 0;
3 Write(v):
4 ActiveProcs = {id};
5 View = View ∪ (v, id , opCounter );
6 WritePos = 0;
7 WritePosMax = n;
8 do
9 Snap = MEM .snapshot();
10 ActiveProcs = ActiveProcs ∪ {pid : ∃( , pid , c) ∈ Snap,∀( , pid , c′) ∈ View , c > c′};
11 View = View ∪ Snap;
12 Update(MEM [WritePos ],View);
13 WritePos = WritePos + 1 (mod WritePosMax );
14 WritePosMax = min(n+ |ActiveProcs | − 1, n+ k − 1);
15 while |{m ∈ {1, . . . , n+ k − 1}, (v, id , opCounter ) ∈ Snap[m]}| < n;
16 opCounter = opCounter + 1;
17 End Write;
18 Collect():
19 Reads = MEM .snapshot();
20 V = ∅;
21 forall pid such that ( , pid, ) ∈ Reads do
22 V = V ∪ {v} with v such that (v, pid ,max{c ∈ N, ( , pid , c) ∈ Reads}) ∈ Reads ;
23 Return V ;
24 End Collect;
3.1 Overview of the algorithm
Our k-lock-free SWMR implementation, which uses n+ k− 1 base MWMR registers, is presented
in Algorithm 1.
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In a Write operation, the process adds the operation to be performed to its local view (line 5).
The process then attempts to add its local view, together with the outcome of a snapshot, to each
of the first WritePosMax , initially n, registers (lines 8–15). At each loop, WritePosMax is set to
the smaller value between the number of processes observed as concurrently active and the number
of registers available (line 14). The writing process continues to do so until its Write operation
value is present in at least n registers (line 15).
In this algorithm, the k − 1 extra registers are used according to the liveness observed by
blocked processses. In order to be allowed to use the last register, a process must fail to complete
its write while observing at least k − 1 other processes completing their own. This ensures that
when a process access this last register, a kth process is able to be observed by processes completing
operations and thus will be helped to eventually complete.
The Collect operation is rather straightforward. It simply takes a snapshot of the memory and,
for each participating process observed in the memory, it returns its most recent value (selected
using associated sequence numbers, line 22).
3.2 Safety
At a high level, the safety of Algorithm 1 relies on the following property of register content
stability:
Lemma 1. Let, at some point of a run of the algorithm, value (v, id, c) be present in some register r
and such that no process is poised to execute an update on r (i.e., no process is between taking the
snapshot of MEM (line 9) and the update of r (line 12)), then at all subsequent times (v, id, c) ∈ r,
i.e., the value is present in the set of values stored in r.
Proof. Suppose that at time τ , a register R contains (v, id, c) and no process is poised to execute
an update on R. Suppose, by contradiction, that R does not contain it at some time τ ′ > τ .
Let τmin, τmin > τ , be the smallest time such that (v, id, c) is not in R. Therefore, a write
must have been performed on R, by some process q, at time τmin with a view which does not
contain (v, id, c). Such a write can only be performed at line 12, with a view including the last
snapshot of MEM performed by q at line 9. Process q must have performed this snapshot on R
at some τR < τ as (v, id, c) is present in R between times τ and τmin and as τR < τmin. Thus q
is poised to write on R at time τ — a contradiction.
The persistence of the values in a specific uncovered register (Lemma 1) can be used to show
the persistence of the value of a completed Write operation in MEM:
Lemma 2. If process p returns from a Write operation (v, id(p), c) at time τ , then for any
time τ ′ ≥ τ there is a register containing (v, id(p), c).
Proof. Before returning from its Write operation, p takes a snapshot of MEM at some time τS ,
τS < τ (line 9), which returns a view of the memory in which at least n registers contain the
triplet (v, id(p), c). As p is taking a snapshot at time τS , at most n− 1 processes can be poised to
perform an update on some register at time τS . As a process can be poised to perform an update
on at most one register, there can be at most n−1 distinct registers covered at time τS . Therefore,
at time τS , there is at least one uncovered register containing (v, id(p), c), let us call it r. By
Lemma 1, (v, id(p), c) will be present in r at any time τ ′ > τS , and thus, any time τ
′ > τ .
With Lemma 2, we can derive the safety of our SWMR memory implementation (Section 2.3):
Theorem 1. Algorithm 1 safely implements an SWMR memory.
Proof. It can be easily observed that a triplet (v, id, c) corresponds to a unique Write operation of
a value v, performed by the process with identifier id. Therefore, a Collect operation returns a set
of values proposed by Write operations from distinct processes, and thus the map π is well-defined.
By Lemma 2, the value (v, id, c) corresponding to a Write operation completed at time τ is
present in some register r for any time τ ′ > τ . Thus, the set of values resulting from any snapshot
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operation performed after time τ contains (v, id, c). Hence, for any complete Collect operation C,
π(C) contains a value for every process which completed a Write operation before C was invoked.
Also, as each value returned by a Collect is the value observed associated to the greatest sequence
number for a given process, it comes from the last completed Write or from a concurrent one.
3.3 Progress
We will show, by induction on k, that Algorithm 1 satisfies k-lock-freedom. We first show, as
in [8], that Write operations of Algorithm 1 are 1-lock-free:
Lemma 3. Write operations in Algorithm 1 satisfy 1-lock-freedom.
Proof. Suppose, by way of contradiction, that Write operations do not satisfy 1-lock-freedom.
Eventually, all n first registers are infinitely often updated only by correct processes unsuccessfully
trying to complete aWrite operation. Thus, eventually each of the n first registers contain the value
from one of these incomplete Write operations. As there are at most n−1 covered registers when a
snapshot is taken, one of these value is eventually permanently present in some register (Lemma 1).
This value is then eventually contained in the local view of every correct process, and thus, will
eventually be present in every update of all the n first registers. The correct process with this Write
value must therefore eventually pass the test on line 15 and, thus, complete its Write operation —
a contradiction.
The induction step relies primarily on the helping mechanism. This mechanism guarantees that
a process making progress eventually ensures that the processes it observes as having a pending
operation also make progress (the mechanism is similar to the one of the wait-free SWMR memory
implementation of [8]):
Lemma 4. If a process q performing infinitely many operations sees (v, id(p), c), and if p is correct,
then p eventually completes its cth Write operation.
Proof. By Lemma 2, if process q returns from a Write operation with value (v, id(q), c′) at time τ ,
then for any time τ ′ ≥ τ there is a register containing (v, id(q), c′). But note that (v, id(q), c′) is
written to a register only associated with q’s local view. Thus, as q completes an infinite number
of Write operations, each local view of q will eventually be forever present in some register, in
particular (v, id(p), c). Thus (v, id(p), c) is eventually observed in every snapshot taken by correct
processes, and, therefore, included in their local view. This implies that it will eventually be
present in every register written infinitely often, in particular in the first n registers. As p is
correct, it eventually sees (v, id(p), c) in n registers for the test at line 15 and, thus, completes its
corresponding cth Write operation.
By the base case provided by Lemma 3 and Lemma 4, we have:
Lemma 5. Write operations in Algorithm 1 satisfy k-lock-freedom.
Proof. We proceed by induction on k, starting with the base case of k = 1 (Lemma 3). Suppose
that Write operations satisfy ℓ-lock-freedom for some ℓ < k. Consider a run in which at least ℓ+1
processes are correct, but only ℓ of them make progress (if such a run doesn’t exist, the algorithm
satisfies (ℓ + 1)-lock-freedom). In this run, at least one correct process is eventually blocked in
a Write operation. According to Lemma 4, the ℓ processes performing infinitely many Write
operations eventually do not observe new values written by other processes. By the algorithm,
these processes eventually never write to the last k − ℓ > 0 registers.
A correct process that never completes a Write operation will execute the while loop (lines 8–15)
infinitely many times, and thus, will infinitely often take a snapshot and update its local view (line 9).
In particular, it will eventually observe a new Write operation performed by each of the ℓ pro-
cesses completing infinitely many Write operations. It will then eventually include at least ℓ + 1
processes in its set of active processes (i.e., the ℓ processes performing infinitely many Write op-
erations and itself). It will therefore eventually write to the (n+ ℓ)th register infinitely often. In
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the considered run, this register is written infinitely often only by correct processes which do not
complete new Write operations. The value from at least one of such process will then be observed
by the ℓ processes making progress. By Lemma 4, this process will eventually complete its Write
operation — a contradiction.
Collect operations in Algorithm 1 clearly satisfy wait-freedom as there are no loops and MWMR
snapshot operations are wait-free. Thus Lemma 5 and the wait-freedom of Collect operations
imply that:
Theorem 2. Algorithm 1 is a k-lock-free implementation of an SWMR memory for n processes
using n+ k − 1 MWMR registers.
4 Lower bound: impossibility of 2-obstruction-free SWMR
memory implementations with n MWMR registers
The algorithm in Section 3 gives an upper bound of n+ k− 1 on the number of MWMR registers
required to implement an SWMR memory satisfying the k-lock-free progress condition in the
comparison-based model. In this section, we present a lower bound on the number of MWMR
registers required in order to provide a 2-obstruction-free, and hence also a 2-lock-free, SWMR
memory implementation.
4.1 Overview of the lower bound
Our proof relies on the concepts of covering and indistinguishability.
A register is covered at a given point of a run if there is at least one process poised to write
to it (we say that the process covers the register). Hence, a covered register cannot be used to
ensure persistence of written data: by awakening the covering process, the adversarial scheduler
can overwrite it. This property alone can be used to show that n registers are required for an
obstruction-free (and hence also for a 1-lock-free) SWMR memory implementation [4], but not to
obtain a lower bound of more than n shared resources as there is always one which remains un-
covered.
Indistinguishability captures bounds on the knowledge that a process has of the rest of the
system. Two system states are indistinguishable for a process if it has the same local state in
both states and if the shared memory includes the same content. Thus, in an SWMR memory
implementation, a Write operation can safely terminate only if, in all indistinguishable states, its
value is present in a register that is not covered (by a process unaware of that value).
In our proof, we work with a composed notion of covering and indistinguishability. The idea is
to show that there is a large set of reachable system states, indistinguishable to a given process p,
in which different sets of registers are covered. Intuitively, if a set of registers is covered in one
of these indistinguishable states, p must necessarily write to a register outside of this set in order
to complete a new Write operation. Hence, if such indistinguishable states exist for all register
subsets, then p must write its value to all registers. To perform infinitely many high-level Write
operations, p must then write infinitely often to all available registers. But then any other process
p′ taking steps can be masked by the execution of p (i.e., any write p′ makes to a MWMR register
can be scheduled to be overwritten by p). This way we establish that no 2-obstruction free
implementation exists, as it requires that at least two processes must be able to make progress
concurrently.
4.2 Preliminaries
Assume, by contradiction, that there exists a 2-obstruction-free SWMR implementation using
only n registers. To establish a contradiction, we consider a set of runs by a fixed set Π of n
processes in which every process performs infinitely many Write operations with monotonically
increasing arguments. Let R denote the set of n available registers.
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Indistinguishability A configuration C is said to be indistinguishable from a configuration
C′ for a set of processes P , if the content of all registers and the states of all processes in P
are identical in C and C′. Given a set of configurations D, let I(D, P ) denote that any two
configurations from D are indistinguishable for P .
We say that an execution is P -only, for a set of processes P , if it consists only of steps
by processes in P . We say that a set of processes P is hidden in an execution α if all writes
in α performed by processes in P are overwritten by some processes not in P , without any read
performed by processes not from P in between. Given a sequence of steps α and a set of processes P ,
let α|P be the sub-sequence of α containing only the steps from processes in P . Let us denote
as Dα the set of all configurations reached by applying α to all configurations in D (note that α
must be applicable to all configurations in D).
Observation 1. If a P -only execution α is applicable to a configuration C from a set of config-
urations D indistinguishable for P , i.e., C ∈ D and I(D, P ), then α is applicable to any config-
uration C′ ∈ D, and it maintains the indistinguishability of configurations for P , i.e., I(Dα, P ).
A similar observation can be made concerning hidden executions:
Observation 2. Given an execution α applicable to C, with C from a set of configurations D
indistinguishable for P. If processes in Π\P are hidden in α, then α|P is applicable to any C′ ∈ D,
and I((Dα|P ) ∪ {Cα}, P ).
Coverings and confusion We say that a set of processes P covers a set of registers R in some
configuration C, if for each register r ∈ R, there is a process p ∈ P such that the next step of p
in C is a write on r (the predicate is denoted Cover (R,P,C)).
Our lower bound result relies on a concept that we call confusion. We say that a set of
processes P are confused on a set of registers S in a set of reachable configurations D, de-
noted Confused(P, S,D), if and only if:
1. I(D, P ).
2. |S|+ |P | = n+ 1.
3. For any process p ∈ Π \ P , there exist two registers rp, r′p ∈ S such that, for any configu-
ration D ∈ D, there exists D′ ∈ D, such that p covers rp in D and r′p in D
′, or vice versa,
and D and D′ are indistinguishable to all other processes:
∀p ∈ Π \ P, ∃rp, r
′
p ∈ S, ∀D ∈ D, ∃r ∈ {rp, r
′
p} :
Cover ({r}, {p}, D) ∧ (∃D′ ∈ D, I({D,D′},Π \ {p}) ∧ Cover ({rp, r
′
p} \ {r}, {p}, D
′)).
4. For any strict subset R of S, there exists D ∈ D such that R is covered by Π \ P in D:
∀R ( S, ∃D ∈ D : Cover (R,Π \ P,D).
Intuitively, processes in P are confused on S inD, ifD is a set of indistinguishable configurations
for P , such that any strict subset of S is covered by Π\P in some configuration of D (Conditions 1
and 4). We require that as much processes are confused as possible (Condition 2). Additionally,
the property must hold for a set of configurations D in which processes not in P may cover
only one out of 2 given registers, and may be cover them independently of other processes states
in D (Condition 3).
In Figure 1, we give an example of a confusing set of configuration D for 8 processes and 8
registers. Processes {p5, p6, p7, p8} are confused on registers {r1, r2, r3, r4, r5}. Registers are repre-
sented as nodes, and pairs of registers that a process might be covering are represented as edges.
The set of indistinguishable configurations D for {p5, p6, p7, p8} are defined via composition of
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r7
r8
p1
p2
p3
p4
r1
r2
r3
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r7
r8
p1
p2
p3
p4
Figure 1: Processes {p5, p6, p7, p8} are confused on registers {r1, r2, r3, r4, r5}; an example of a
possible covering is given on the right.
states for p1, p2, p3 and p4 in which they, respectively, cover registers in {r1, r2}, {r2, r3}, {r2, r4}
and {r4, r5}. An example of a covering of {r1, r2, r3, r5} for some particular execution is presented
on the right side of Figure 1.
First, we are going to provide an alternative property for Condition 4 of the definition of
Confused(P, S,D). The idea is that, given (P, S,D) satisfying Conditions 1, 2 and 3, Condition 4
is satisfied if and only if the graph induced by the sets of registers that may be covered by processes
in Π \ P (as represented in Figure 1) forms a connected component over S. More formally, that
Condition 4 is satisfied if and only if, for any partition of S into two non-empty subsets S1 and
S2, there is a process in Π \P for which the set of two registers it may be covering in D intersects
with both S1 and S2:
Lemma 6. ∀P ⊆ Π, ∀S ⊆ R, ∀D ⊆ Reach satisfying Conditions 1, 2 and 3 of the confusion
definition, we have ∀R ( S, ∃D ∈ D : Cover (R,Π \ P,D) if and only if:
∀S1, S2 ⊆ S, (S1 6= ∅ ∧ S2 6= ∅ ∧ S1 ∪ S2 = S ∧ S1 ∩ S2 = ∅) :
∃r1 ∈ S1, r2 ∈ S2, p ∈ Π \ P,D1, D2 ∈ D : (Cover ({r1}, {p}, D1) ∧ Cover (({r2}, {p}, D2)) .
Proof. Let us fix some P ⊆ Π, S ⊆ R, and D ⊆ Reach satisfying Conditions 1, 2 and 3 of the
confusion definition.
First, let us assume that Condition 4 is also satisfied and consider any partition of S into
non-empty subsets S1 and S2 (i.e., S1 6= ∅, S2 6= ∅, S1 ∩ S2 = ∅ and S1 ∪ S2 = S). Assume now
that there does not exist any process p ∈ Π\P such that p might be covering a register from S1 or
a register from S2 in D. This implies that processes in Π\P can be partitioned into two subsets Q1
and Q2 (with Q1 ∩ Q2 = ∅ and Q1 ∪ Q2 = Π \ P ) such that processes in Q1, respectively Q2,
may cover registers from S1, respectively S2, in D. By construction of the partitions, we have
|Q1| + |Q2| = |Π \ P | and |S1| + |S2| = |S|. Using the fact that Condition 2 is satisfied by P
and S we obtain from |S| + |P | = n+ 1 that |S1| + |S2| + (n − (|Q1| + |Q2|)) = n + 1, and thus,
that |S1| + |S2| = |Q1| + |Q2| + 1. This implies that either |Q1| < |S1| or |Q2| < |S2|, w.l.o.g.,
let |Q1| < |R1|. Now consider r ∈ S2, S \ {r} is a strict subset of S, and therefore Condition 4
implies that there exists D ∈ D such that Cover (S \ {r},Π \ P,D). As registers in S1 can only
be covered by processes from Q1, then we have Cover (S1, Q1, D). Recall that, by the pigeonhole
principle, a set of processes cannot cover more registers than processes it contains. But |Q1| < |R1|
— a contradiction.
Now let us assume that given any partition of S into non-empty subsets S1 and S2, there exists
a process p ∈ Π \ P such that p might be covering a register in S1 or a register in S2 in D. Let
us show that any strict subset R of S is covered in some configuration from D and, hence, that
Condition 4 is satisfied. This is done by inductevely restricting the set of configurations from D,
by selecting the maximal subset in which some process from Π \ P may cover only one register.
The idea is to select a process which may cover only one not-yet covered register in R, and to
select the subset in which this process covers this register.
Let S0 be a non-empty subset of S. Let p0 be a process from Π \ P which might be covering
a register r0 in S0 or a register r
′
0
in S \ S0 in D. Let us assume that such a process exists and
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consider D0 to be the subset of D including all configurations in which p0 is covering r′0. Now
let S1 = S0 ∪ {r′0} and repeat this procedure using S1 to select some p1 and compute D1, etc...
As long as a process can be selected satisfying the condition, the sets Si keep increasing with i.
Consider the round j at which the procedure fails to find such a process. This implies that there
is no process which might be covering a register from either Sj or S \ Sj in Dj−1. Note that by
construction Dj−1 is a non-empty subset of D.
If Sj 6= S, then Sj and S \ Sj forms a partition of S into two non-empty subsets. Thus, by
assumption, there exists a process q which might be covering a register rq in Sj or a register r
′
q
in S \Sj in D. Consider some configuration D ∈ Dj−1. According to Condition 3 of the confusion
definition, as D ∈ D, q is covering either rq or r′q in D, and there exists a configuration D
′ in
which q is covering the other register in {rq, r′q}, relatively to D, and such that D and D
′ are
indistinguishable to all other processes. As I({D,D′},Π \ {q}), if D was kept in some restriction
of Di−1 towards Di, then D′ was also kept unless q was the corresponding selected process pi.
But if q was selected in an earlier iteration, both rq and r
′
q would be included in Sj . Thus D
and D′ belong to Dj−1 and therefore q is a valid selection for pj . This contradiction implies that
therefore Sj = S.
By construction, all registers in Sj \ S0 are covered in all configurations in Dj−1. As this is
true for any non-empty S0 and as Sj = S, any strict subset of S is covered in some configuration
of D and therefore Condition 4 is satisfied.
Lemma 6 can be used to show that, given any confusion for some P distinct from Π, S and D,
we can identify a process p ∈ Π \ P and a register r ∈ S such that P ∪ {p} is confused on S \ {r}
for a subset D′ of D which includes any given C ∈ D:
Lemma 7. Given P ( Π, S ⊆ R, D ⊆ Reach: Confused(P, S,D) =⇒
∃p ∈ Π \ P, ∃r ∈ S, ∀C ∈ D, ∃D′ ⊆ D : (C ∈ D′) ∧ Confused(P ∪ {p}, S \ {r},D′).
Proof. According to Condition 3, a process may be covering exactly two registers from S in D,
thus, the sum over S of how many distinct processes may cover each register equals to 2|Π \P | =
2(n− |P |). Note that any register r ∈ S may be covered by at least by one process in Π \ P in D
as any strict subset of S may be covered (Condition 4). Therefore, there exists a register rc ∈ S
which can be covered by a single process pc ∈ Π \ P in D. Indeed, if all registers in S might
be covered by two distinct processes, then, the sum over S of how many distinct processes may
cover each register (equal to 2(n− |P |)), would be greater than or equal to 2|S|, or n− |P | < |S|
as |P |+ |S| = n+ 1 (Condition 2).
Let Dc be the subset of D which includes all configurations in D that are indistinguishable to pc
from any configuration C ∈ D. Let us show that Confused(P ∪ {pc}, S \ {rc},Dc). Condition 1
holds as by construction all configurations in Dc are indistinguishable to pc and as they are
indistinguishable to all processes in P , since Dc is a subset of D. It is immediate, as we remove a
register from S and add a process to P , that Condition 2 holds.
Now consider any process p ∈ Π\(P∪{pc}) and any configurationD ∈ Dc. As p ∈ Π\P andD ∈
D, Condition 3 of the confusion definition implies that that there existsD′ ∈ D, I({D,D′},Π\{p}),
such that p covers rp and r
′
p in D and D
′ respectively (or vice-versa). Since I({D,D′},Π \ {p}),
D′ ∈ Dc, and since pc is the only process which may cover rc in D, rp and r
′
p belong to S \ {rc}.
Thus Condition 3 is verified for P ∪ {p}, S \ {rc} and Dc.
Lastly, let us consider some partition of S \ {rc} into two non-empty subsets S1 and S2.
Both (S1 ∪ {rc},S2) and (S1,S2 ∪ {rc}) form a partition of S in two non-empty subsets. Thus,
as Confused(P, S,D), we can apply Lemma 6 and obtain that ∃p1, p2 ∈ Π\P such that p1, respec-
tively p2, might cover registers from either S1 ∪ {rc} or S2, respectively either S1 or S2 ∪ {rc}, in
D. It follows that pc cannot be both p1 and p2 as pc might cover only two registers in D, one of
which is rc. Thus, depending whether the other register belongs to S1 or S2, p1 or p2 is disctinct
from pc. W.l.o.g, assume that p1 6= pc. As pc is the only process which may be covering rc, this
implies that p1 might be covering a register from either S1 or S2. Furthermore, since Conditions
1, 2 and 3 applies to P ∪ {p}, S \ {rc} and Dc, we can apply Lemma 6 to obtain that Condition 4
is also verified.
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We now show that the characterization can be used to increase the number of registers that
processes are confused on, by decreasing the number of confused processes:
Lemma 8. Let P ( Π, S ⊆ R and D ⊆ Reach such that Confused(P, S,D).
Given C ∈ D, if ∃p ∈ P, r1 ∈ S, r2 ∈ R \ S and if there exist P -only executions α1 and α2
which are applicable to C, and such that I({Cα1, Cα2},Π \ {p}), Cover({r1}, {p}, Cα1) and
Cover({r2}, {p}, Cα2), then we have Confused(P \ {p}, S ∪ {r2}, (Dα1) ∪ (Dα2)).
Proof. Following Observation 1, as α1 and α2 are P -only, and as D satisfies Condition 1 for P ,
(Dα1)∪ (Dα2) satisfies Condition 1 for P \ {p}. Condition 2 trivially holds for P \ {p} and S ∪{r}
as it holds for P and S and we remove a process from P and add a register to S.
Condition 3 is satisfied for all processes in Π\P and configurations in (Dα1)∪(Dα2) as α1 and α2
are P -only, and as D satisfies Condition 3 for any process in Π \ P . Moreover, as configurations
in D are indistinguishable to p ∈ P , p may only cover r1 if D ∈ Dα1 and cover r2 if D ∈ Dα2.
But as given any D ∈ D we have I({Dα1, Dα2},Π \ {p}), Condition 3 is also satisfied for p.
Since Conditions 1, 2 and 3 are satisfied, we can apply Lemma 6 and obtain that Confused(P \
{p}, S ∪ {r2}, (Dα1) ∪ (Dα2)). Indeed, a partition of two non-empty subsets of S ∪ {r2} can be
reduced, unless the partition is (S, {r2}), to a partition of two non-empty subsets of S. In this
case, Lemma 6 can be applied for P ,S and D, which provides us, for any partition of S, with a
process that may cover in D a register from either set of the partition. As α1 is P -only, it still
holds for Dα1. For the partition (S, {r2}), p may cover either r1 ∈ S or r2 in (Dα1) ∪ (Dα2).
4.3 The lower bound
To establish our lower bound, we show that there is a set of reachable configuration D in which
there is a process confused on all n registers. Intuitively, we proceed by induction on the number
of “confusing” registers. For the base case, we show that the initial configuration can lead to a
confusion of all but one process on two registers :
Lemma 9. ∃D ∈ Reach, ∃p ∈ Π, ∃S ⊆ R : Confused(Π \ {p}, S,D).
Proof. Consider any two processes p1 and p2. Since the algorithm is comparison-based, the first
write the two processes perform in a solo execution is on the same register, let us call it r. Let p1
execute solo until it is about to write to r and then do the same with p2, let C be the resulting
configuration. Consider the execution α from C in which p1 executes until it is poised to write to
a register r′ 6= r and then p2 executes its pending write on r. This execution is valid as p1 must
eventually write to an uncovered register.
We obtain Confused(Π \ {p1}, {r, r′}, {Cα,Cα|{p2}}). Indeed, as p1 is hidden in α, following
Observation 2, we have I({Cα,Cα|{p2}},Π \ {p1}) (Condition 1). We have |Π \ {p1}|+ |{r, r
′}| =
n + 1 (Condition 2). As p1 covers r
′ in Cα and p2 covers r in Cα|{p2}, we have Condition 4.
Condition 3 directly follows from Conditions 1 and 4 in this setting.
We now prove our inductive step. Given a set of configurations in which a set of processes, P 6=
Π, is confused on a set of registers, S 6= R, we can obtain a set of configurations in which a set P ′
of processes are confused on a set S′ of strictly more than |S| registers:
Lemma 10. ∃D ⊆ Reach, P ( Π, S ( R : Confused(P, S,D)
=⇒ ∃D′ ⊆ Reach, P ′ ⊆ Π, S′ ⊆ R, S ( S′ : Confused(P ′, S′,D′).
Proof. Given Confused(P, S,D), consider C ∈ D such that exactly |S|−1 registers in S are covered
by processes in Π\P . Then we can reach a configuration in which all registers not in S are covered
by processes in P . Indeed, when executed solo starting from C, a process must eventually write to
a register that is not covered in C. Thus, it must eventually write either to a register in R \ S or
to the uncovered register in S. Recall that, as |S|+ |P | = n+ 1, we have |R \ S| = |P | − 1. Thus,
by concatenating solo executions of processes in P until they are poised to write to uncovered
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registers, we reach a configuration Cα in which all registers are covered. Let p be the process in
P covering a register from S in Cα. Note that, as α is P -only, we have Confused(P, S,Dα). Thus:
Cover (R \ S, P \ {p}, Cα) ∧ Confused(P, S,Dα).
Now from this set of configurations, we are going to build a new one in which P is confused
on two distinct sets of registers. By Lemma 7, there exist pc ∈ Π \ P and r ∈ S such that for
any C′ ∈ D we have Confused(P ∪ {pc}, S \ {r},D′) with C′ ∈ D′. Let us select C′ ∈ D to be a
configuration in which pc covers rc ∈ S \ {r} (Since we have Confused(P, S,D), pc ∈ P may cover
two registers from S in D and so at most one can be r).
If p is executed solo from C′α, it must write infinitely often to all registers in S to ensure
that it writes to an uncovered register. Hence, in a {p, pc}-only execution from C′α, pc can be
hidden for arbitrarly many steps as long as pc does not write to a register outside of S. But, as
the algorithm satisfies 2-obstruction-freedom, pc must eventually write to a register outside of S
in such an execution. Consider the {p, pc}-only execution β from C′α in which pc is hidden and
such that pc executes until it is poised to write to some register r
′ ∈ R \ S. Thus, we get two
configurations C′αβ and C′αβ|{p}, indistinguishable to all processes but pc, in which pc covers,
respectively, r′ ∈ R\S and rc ∈ S. Thus, the conditions of Lemma 8 hold for D′, pc, αβ and αβ|{p}
and so we obtain Confused(P, (S ∪ {r′}) \ {r}, (D′αβ) ∪ (D′αβ|{p})). As β is {p, pc}-only and pc
is hidden in it, we have:
Cover (R \ S, P \ {p}, Cαβ) ∧ Confused(P, S,Dαβ|{p})∧
Confused(P, S ∪ {r′} \ {r}, (D′αβ) ∪ (D′αβ|{p})).
Moreover, all configurations in the formula above are indistinguishable to processes in P ,
since D′ ⊆ D, I(D, P ), αβ is P ∪ {pc}-only and pc is hidden in it (Observation 2).
Let p′ be the process from P that covers r′ in Cαβ. According to p or p′, every proper subset
of S or S ∪{r′} \ {r} may be covered in the current configuration by Π \ (P ∪{p, p}) and all other
registers covered by P \ {p, p′}. Thus, from Cαβ, to complete a Write operation, p or p′ must
write to all registers in one of the sets S, S ∪ {r′} \ {r} or {r, r′}.
Consider any {p, p′}-only extension of Cαβ. If one of {p, p′} covers a register in S \{r}, r or r′,
then the other process, in any solo extension, must write respectively to all registers in {r, r′}, S
or (S∪{r′})\{r}. In particular, since p′ covers r′ in Cαβ, p running solo from Cαβ must eventually
cover a register in S \ {r} (Note that S \ {r} 6= ∅, since |P | < n and |P |+ |S| = n+ 1). Then p′
executing solo afterwards must write to r and r′. Let us stop p′ when it covers a register r′′ 6= r
for the last time before writing to r. Let γ be the resulting execution, and E = Cαβγ be the
resulting configuration.
Let E and E ′ denote the sets of configurations indistinguishable from E to P defined as
Dαβ|{p}γ and (D
′αβγ) ∪ (D′αβ|{p}γ) respectively. Note that as γ is P -only, we still have
Confused(P, S, E) and Confused(P, S ∪ {r′} \ {r}, E ′).
Now the following two cases are possible:
1. r′′ 6∈ S ∪ {r′}: In this case, we let p continue until it is poised to write on r, and then,
we let the process from P \ {p, p′} which covers r′′ to proceed to its pending write on r′′.
Let δ be this P -only execution from E in which p′ is hidden. As p′ covers r ∈ S in Eδ
and r′′ ∈ R \ S in Eδ|P\{p′}, as I({Eδ,Eδ|P\{p′}},Π \ {p
′}), and as Confused(P, S, E), we
can apply Lemma 8 and obtain Confused(P \ {p′}, S ∪ {r′′}, (Eδ) ∪ (Eδ|P\{p′})).
2. r′′ ∈ S ∪ {r′}, and so r′′ ∈ (S ∪ {r′}) \ {r}: Then we have the following sub-cases:
• Some step performed by p in its solo execution from E makes p′ to choose a register
other than r to perform its next write in its solo extension. Clearly, this step of p is
a write. From the configuration in which p is poised to execute this “critical” write,
let p′ run solo until it is poised to write to r and then let p complete its pending write.
Let Eδ be the resulting configuration.
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Now consider the execution in which p completes its “critical” write, then p′ runs solo
until it covers a register r′′′ 6= r. Let Eδ′ be the resulting configuration. Note that as
the states of the memory in Eδ and Eδ′ are identical, we have I({Eδ,Eδ′},Π \ {p′}).
Note that δ and δ′ are P -only executions, and that p′ covers r in Eδ and r′′′ in Eδ′.
(a) If r′′′ ∈ S, as we have Confused(P, (S ∪ {r′}) \ {r}, E ′), applying Lemma 8, we
obtain Confused(P \ {p′}, (S ∪ {r′}), (E ′δ) ∪ (E ′δ′)).
(b) If r′′′ ∈ R \ S, as we have Confused(P, S, E), applying Lemma 8, we obtain
Confused(P \ {p′}, (S ∪ {r′′′}), (Eδ) ∪ (Eδ′)).
• Otherwise, no write of p is “critical”, and we let it run from E until it covers r (recall
that, as p′ covers r′′ ∈ (S ∪ {r′}) \ {r}, p must eventually write to all registers in S
or {r, r′} and, thus, to r). Let then p′ run until it covers r, as p, and let δ be this
execution. From Eδ, let p′ run until it becomes poised to write to a register r′′′ 6= r,
and then let p perform its pending write on r. Let λ be this extension. Note that as p′
is hidden in λ, we have I({Eδλ,Eδλ|{p′}},Π \ {p}). Note also that δλ and δλ|{p} are
P -only executions such that p′ covers r in Eδλ|{p} and covers r
′′′ in Eδλ.
(a) If r′′′ ∈ S, as we have Confused(P, (S ∪ {r′}) \ {r}, E ′), applying Lemma 8, we
obtain Confused(P \ {p′}, (S ∪ {r′}), (E ′δλ) ∪ (E ′δλ|{p})).
(b) If r′′′ ∈ R \ S, as we have Confused(P, S, E), applying Lemma 8, we obtain
Confused(P \ {p′}, (S ∪ {r′′′}), (Eδλ) ∪ (Eδλ|{p})).
Our lower bound directly follows from Lemmata 9 and 10:
Theorem 3. Any n-process comparison-based 2-obstruction-free SWMR memory implementation
requires n+ 1 MWMR registers.
Proof. By contradiction, suppose that an n-register algorithm exists. We show, by induction,
that there is a reachable configuration in which a process is confused on all registers. Lemma 9
shows that there exists a reachable configuration in which n − 1 processes are confused on two
registers. We can therefore apply Lemma 10 and obtain a configuration with a confusion with
strictly more registers. By induction, there exist then a set of configurations D and p ∈ Π such
that Confused({p},R,D).
Thus, any strict subset ofR is covered by the remaining n−1 processes in some configuration in
the (indistinguishable for p) set of configurations D. But p may complete a Write operation if and
only its write value is present in a register which is not covered (by a process not aware of the value)
in any of the configurations indistinguishable to p. Therefore, in an infinite solo execution, p must
write infinitely often to all registers. But then, any arbitrarily long execution by any other process
can be hidden by incorporating sufficiently many steps of p, violating 2-obstruction-freedom—a
contradiction.
5 Concluding remarks
This paper shows that the optimal space complexity of SWMR implementations depends on the
desired progress condition: lock-free algorithms trivially require n registers, while 2-obstruction-
free ones (and, thus, also 2-lock-free ones) require n+1 registers. We also extend the upper bound
to k-lock-freedom, for all k = 1, . . . , n, by presenting a k-lock-free SWMR implementation using
n+ k − 1 registers. A natural conjecture is that the algorithm is optimal, i.e., no such algorithm
exists for n+ k − 2 registers for all k = 1, . . . , n. Since for k = 1, 2 and n, k-obstruction-freedom
and k-lock-freedom impose the same space complexity, it also appears natural to expect that this
is also true for all k = 1, . . . , n.
An interesting corollary to our results is that to implement a 2-obstruction-free SWMR memory
we need strictly more space than to implement a 1-lock-free one. But the two properties are, in
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general, incomparable: a 2-solo run in which only one process makes progress satisfies 1-lock-
freedom, but not 2-obstruction-freedom, and a run in which 3 or more processes are correct but
no progress is made satisfies 2-obstruction-freedom, but not 1-lock-freedom. The relative costs of
incomparable progress properties, e.g., in the (ℓ, k)-freedom spectrum [5], are yet to be understood.
An SWMR memory can be viewed as a stable-set abstraction with a conventional put/get
interface: every participating process can put values to the set and get the set’s content, and every
get operation returns the values previously put. For the stable-set abstraction, we can extend
our results to the anonymous setting, where processes are not provided with unique identifiers.
Indeed, we claim that the same algorithm may apply to the stable-set abstraction for anonymous
systems when the number of participating processes n is known. But the question of whether an
adaptive solution exists (expressed differently, a solution that does not assume any upper bound
on the number of participating processes) for anonymous systems remains open.
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